Characterize the memory subsystem of an Arm Linux system using ASCT
Introduction
Identify Arm CPU topology, cache hierarchy, and NUMA configuration
Analyze Arm cache hierarchy and performance characteristics
Measure Arm cache and memory latency using ASCT pointer chase
Measure Arm single-core memory bandwidth with ASCT
Measure Arm multi-core memory bandwidth and loaded latency with ASCT
Compare Arm memory subsystem performance across systems
Next Steps
Characterize the memory subsystem of an Arm Linux system using ASCT
Introduction
Identify Arm CPU topology, cache hierarchy, and NUMA configuration
Analyze Arm cache hierarchy and performance characteristics
Measure Arm cache and memory latency using ASCT pointer chase
Measure Arm single-core memory bandwidth with ASCT
Measure Arm multi-core memory bandwidth and loaded latency with ASCT
Compare Arm memory subsystem performance across systems
Next Steps
Share
Bring your insights to the conversation.
Give Feedback
How would you rate this Learning Path?
What is the primary reason for your feedback ?
Thank you! We're grateful for your feedback.
- Have more feedback? Log an issue on GitHub.
- Want to collaborate? Join our Discord server.
Continue Learning
Read related resources
Find more information about the topics in this Learning Path:
Join the Arm Developer Program
Connect, upskill, and build with the Arm Developer Community. Join today for hands-on technical resources and education materials, along with the support of Arm engineers and the broader ecosystem.
Join the Arm Developer Program
By signing up, you will receive member news and email updates on topics that interest you. You can manage your subscription preferences anytime.
This data is not linked your email address or name. It is aggregated and reported internally as part of Arm's DEI program By signing up, you'll receive member news and email updates. You can update your subscription preferences at any time.
Arm will process your information in accordance with our Privacy Policy.